

Transposed Structure Design of FIR Filter using VHDL

Hanny Kumar¹ and Kamal Kumar²

hannygupta100@gmail.com

Abstract

The paper focuses on the design of the Finite Impulse response Filter (FIR) Filter using VHDL programming language. In the FIR filter design the two input sequence $x(n)$ and $h(n)$ are considered of length $M=4$ and $N=4$ for both respectively. The output of FIR filter is the convolution of two sequences with the tap length $(M + N - 1=7)$. The design considerations are followed to test many input sequences. The transposed structure is considered for the design of FIR filter to optimize the delay. The design is developed in Xilinx 14.2 software and waveform are simulated in modelsim10.1 software. The design is also synthesized on SPARTAN -3E FPGA.

Keywords

Finite Impulse Response (FIR), Field Programmable Gate Array (FPGA), Very High Speed Integrated Circuit Hardware Description language (VHDL)

Introduction

The FIR filter is one of the moving averages (MA) or all zero filters that accepts present input and past input samples and produces the output results. In the practical way the designing of the FIR filter is easy to control the multiple applications of DSP. The filter is completely capable to provide linear phase because of its behavior of linear and arbitrary can approximate frequency response. It is non-recursive in nature and the design uses the delay elements and weight coefficients. The filter does not have the feedback so it is stable filter. The differential equation is given below which can be used for the direct and transposed structure of the FIR filter.




Figure 1: FIR filter transposed structure

The another category of the filter is infinite impulse response (IIR) filter which has pole and zero auto regressive nature or moving average (ARMA). The calculation of the filter depends on the present samples and past samples both. The filter has the feedback this nature of the filter provides that the filter has impulse response which stays for infinite period or duration. The major advantage of the IIR filter is that the filter can be designed in a simple way. Different types of filter which lies in the frequency selective range can be designed using equation based closed form. Another benefit of the IIR filter is that it has computation economy with designing and implementation point of view. The frequency response of the filter can be achieved for high frequency selection with the help of recursive coefficients.

The IIR filter cannot give the output response in linear phase and its hardware implementation is more complex in nature. Moreover, in some cases phase characteristics are not a major concern then the magnitude response can be analyzed and implemented in an efficient manner using IIR filter. The equation below gives difference equation to explore the structure of IIR filter.




Figure 2: IIR filter structure

Frequency Response of FIR Filter

The filter in frequency response is an outcome of the spectrum of a time invariant and linear phase filter, it results the product of the filter frequency response and input signal spectrum. The frequency response of such filter specifies that the filter must determine

the band of frequency in which it can work with the input signal of the filter and it can pass the signal will not reject automatically.




Figure 3: Passband and Stopband of FIR filter

The desired portion of the filter can be chosen from the frequency response and the design engineers of the filter. The data from the time domain to frequency domain can be transformed using Fast Fourier Transform (FFT) filter directly in frequency domain that complete pass the desired frequency and removes the unwanted portion. The inverse transform returns back to the time domain with the help of inverse fast Fourier transform (IFFT).




Figure 4: Domain presentation of FIR filter




Figure 5: Frequency Domain characteristics of a low pass FIR filter

The outputs of the IFFT are then concatenated together if necessary. Direct Frequency Domain filtering is NOT fast convolution (which also uses the FFT & IFFT to filter the signal in conjunction with the Overlap Add and Overlap Save algorithms). Direct Frequency Domain filters are also known as Fourier Filters. Let us first compare a Fourier Filter with a conventional Finite Impulse Response (FIR) filter. Both are linear filters — this means that the outputs of both filters are stable and scale linearly with the input.

All practical FIR filters have loss characteristics, as seen in the figure above. These loss characteristics can be reduced by increasing the number of taps or coefficients of the filter, but can never be totally eliminated.

Filter Design

The FIR filter design can be understood with the help of following example of two sequences Design Considerations. The output of the FIR filter output can be determined using the following equation:

$$y[n] = \sum_{k=0}^{N-1} h[k] \cdot x[n - k]$$

Where,

$x[k]$ = Presents the input samples of FIR filter

$h[k]$ = Weight coefficients of FIR filter under frequency response, and

$y[n]$ = Output samples of FIR filter.

Example: $x(n) = \{1, 1, 1, 1\}$ and $h(n) = \{1, 2, 3, 4\}$ then $Y(n) = x(n) \otimes h(n)$

H \ X	1	1	1	1
1	1	1	1	1
2	2	2	2	2
3	3	3	3	3
4	4	4	4	4

Figure 6: Linear convolution as FIR filter example

FIR filter output

$Y(n) = \{1, 3, 6, 10, 9, 7, 4\}$.

The implementation of the FIR filter is generally followed by using the linear convolution.

Simulation Results

The modesim waveform of devoped FIR filter is shown in fig. 7. The input sequnecs of the filter deign are $x(n)$, $x(n-1)$, $x(n-2)$ and $x(n-3)$ followsthe tap cofficents values $h(0)$, $h(1)$, $h(2)$ and $h(3)$ as weigth cofficents. The output samples of the FIR filter are presnetd using the FIR filter output FIR1, FIR2, FIR3, FIR4, FIR5, FIR6 and FIR7.




Figure 7: Modelsim Simulation of FIR Filter




Figure 8: Modelsim Simulation of FIR in Binary

Conclusions

The design and implementation of FIR filter is done successfully using VHDL programming language. The design is tested for several test inputs and verified on SPARTAN 3E FPGA. The tap length of FIR filter is 7. The design is following the transposed structure of FIR filter. The direct form of realization takes more delay in comparison to transpose form of FIR filter. In the design the time required to develop the design is 15.00 ns. In future the design of FIR filter can be designed for large number of tap FIR filter.

References

- [1]. A. Nieto, V. M. Brea, and D. L. Vilarino, "FPGA-accelerated retinal vessel-tree extraction," in *International Conference on Field Programmable Logic and Applications, FPL 2009* pp. 485-488.
- [2]. D. Y. V. C. F. Kruggel, and X. Descombes, "Comparison of Filtering Methods for fMRI Datasets," *Neuro Image* vol. 10, pp. 530–543, 1999.
- [3]. J. Y. Mori, C. Sanchez-Ferreira, Mu, x00F, D. M. oz, C. H. Llanos, and P. Berger, "An unified approach for convolution-based image filtering on reconfigurable systems," in *2011 VII Southern Conference on Programmable Logic (SPL)* pp. 63-68.
- [4]. K. N. Macpherson, "Low FPGA area multiplier blocks for full parallel FIR filters," in *Proc. IEEE International Conference on Field-Programmable Technology*, pp. 247 – 254, Issue Date: 6-8 Dec. 2004.
- [5]. P. Sungho, Y. C. P. Cho, K. M. Irick, and V. Narayanan, "A reconfigurable platform for the design and verification of domain-specific accelerators," *2012, 17th Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp. 108-113.
- [6]. S. Hasan, S. Boussakta, and A. Yakovlev, "Improved parameterized efficient FPGA implementations of parallel 1-D filtering algorithms using Xilinx System Generator," in *IEEE International Symposium on Signal Processing and Information Technology (ISSPIT 2010)*, pp. 382-387.
- [7]. S. Mirzaei, A. Hosangadi, and R. Kastner, *FPGA Implementation of High Speed FIR Filters Using Add and Shift Method*, 2006.
- [8]. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-Power Digital Signal Processing Using Approximate Adders," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol. 32, pp. 124-137, 2013.
- [9]. V. Singh, A. Root, E. Hemphill, N. Shirazi, and J. Hwang, "Accelerating bit error rate testing using a system level design tool," in *11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2003* pp. 62-68.
- [10]. Raj Gaurav Mishra; Amit Kumar Shrivastava, Implementation of Custom Precision Floating Point Arithmetic on FPGAs, HCTL Open International Journal of Technology Innovations and Research, Volume 1, January 2013, Pages 10-26, ISSN: 2321-1814, ISBN: 978-1-62776-012-6.

- [11]. Bhavesh Sharma; Amit Bakshi, Design and Implementation of an Efficient Single Precision Floating Point Multiplier using Vedic Multiplication, HCTL Open International Journal of Technology Innovations and Research (IJTIR), Volume 14, April 2015, eISSN: 2321-1814, ISBN (Print): 978-1-62951-946-3.
- [12]. Aritra Mitra; Bhavesh Sharma; Nilesh Didwania; Amit Bakshi, Design of a High Speed Adder, HCTL Open International Journal of Technology Innovations and Research (IJTIR), Volume 14, April 2015, eISSN: 2321-1814, ISBN (Print): 978-1-62951-946-3.
- [13]. Harshit Pant; Himanshu Bourai; Gaurav Singh Rana; S. C. Yadav, Conversion of MATLAB Code in VHDL using HDL Coder & Implementation of Code on FPGA, HCTL Open International Journal of Technology Innovations and Research (IJTIR), Volume 14, April 2015, eISSN: 2321-1814, ISBN (Print): 978-1-62951-946-3.
- [14]. Hanny Kumar; Kamal Kumar, Design and Implementation of Direct Form FIR Filter, HCTL Open International Journal of Technology Innovations and Research (IJTIR), Volume 18, Issue 2, February 2016, e-ISSN: 2321-1814, ISBN (Print): 978-1-944170-16-5.

This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution 4.0 International License
(<https://creativecommons.org/licenses/by/4.0/>).

© 2016 by the Authors. Licensed by HCTL Open, India.